Job Description
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Job Description :
Be part of the Cadence DDR PHY IP development team responsible for –
-Defining microarchitecture of digital blocks to meet specifications, ensuring modularity , optimized for performance metrics of timing, area and power.
-Lead and also hands on RTL implementation and design processes of Lint/CDC/SDC definition/STA/Synthesis.
-Collaborate with cross functional teams of Architecture, Verification , Physical Design and Mixed Signal teams , ensure alignment of requirements and driving resolution of issues.
-Mentor junior members of the team.
-Provide technical assistance to customer support team.